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In this study, the electrical characteristics and interface microstructures of GaAs-based n-n and p-n
interface junctions prepared from direct wafer bonding have been systematically investigated
through current-voltage measurements and transmission electron microscopy. It is found that a
nearly continuous amorphous interface layer exists in all samples bonded at 400 °C. A drastic
change in interface morphology caused by atomic rearrangement during high-temperature annealing
at 600 °C leads to the formation of a locally perfect junction interface combined with an array of
nanoscale, bubblelike amorphous regions. Each of them plays a different role in affecting carrier
transports. The regions with local crystalline perfection can result in a considerable reduction of
interface resistance for the majority carrier transport. However, the non-negligible interface
resistance suggests that at interface boundary, there still exits a large number of interface states
resulting from atomic imperfections, such as point defects and dangling bonds. On the other hand,
the array of nanoscale, bubblelike regions is believed to provide a significant leakage path for
minority carriers in p-n junctions. The p-n junction bonded at 400 °C exhibits an ideality factor of
about 1.9 compared to 1.1 from an epitaxially grown p-n junction. After annealing at 600 °C, the
increased leakage current along the bubblelike amorphous regions results in a deteriorating ideality
factor from 1.9 to 2.5. © 2002 American Institute of Physics. @DOI: 10.1063/1.1522484#I. INTRODUCTION
Wafer-level integration of various advanced high-speed/
high-frequency photonic and electronic devices on a single
chip requires technologies to integrate different types of
semiconductors in the lateral plane of the wafers.1 To date,
many integration technologies have been developed,1–11 in-
cluding regrowth, selective area epitaxy, and repeated selec-
tive area direct wafer bonding ~DWB!. Over the past ten
years, DWB has received considerable attention for integrat-
ing mismatched materials where heteroepitaxial growth
would compromise device properties through a high density
of misfit and threading dislocations. The high density of de-
fects has been found to be a major obstacle to obtaining
high-quality minority carrier devices, such as laser diodes
and low-noise detectors.4
GaAs-based devices are extensively used in high-speed/
high-frequency, opto-electronic, and fiber-optical communi-
cation areas. Directly bonded GaAs or GaAs with other III-V
semiconductors have been extensively studied over the past
few years, and many excellent review articles and research
reports on the subjects of bonding mechanisms, processing
technologies, electrical and optical properties, surface and
interface characterizations, and device applications, have
been published.3–24 For instance, the current-voltage ~I-V!
characteristics of directly bonded GaAs–InP, InP–Si or
GaAs–Si, and GaP/In0.5Ga0.5P heterojunctions have been
well reported by Wada et al.,6,12 Salomonsson et al.,13 Kish
et al.,14 Howlader et al.,15 Zhou et al.16, Ejeckam et al.,17
a!Electronic mail: k-hsieh@uiuc.edu7540021-8979/2002/92(12)/7544/6/$19.00
Downloaded 05 Feb 2012 to 140.114.195.186. Redistribution subject to AIPand Kagawa and Matsuoka,18 etc. The bonded interface mi-
crostructures, including interface dislocation network and de-
fect morphologies, have been carefully studied by Sagalow-
icz et al.,19 Jin-Phillipp et al.,20 Akatsu et al.,21,22 Ram
et al.,23 and Patriarche et al.,24 etc.
However, to date the reported data on current-voltage
~I-V! characteristics of bonded interface junctions are not
consistent and vary from case to case, and little work has
focused on the correlations between the interface morphol-
ogy and annealing conditions, and the influences of these
correlations on the interface electrical properties. Accord-
ingly, in this work, GaAs has been used as a model material
to characterize and fundamentally understand the transport
behaviors of majority and minority carriers at the bonded
interface junction with an emphasis on the temporal correla-
tions of I-V electrical properties and interface microstruc-
tures caused by varied annealing conditions. The results are
expected to be applicable to the hetero-wafer bonded sys-
tems.
II. EXPERIMENT
A. Wafer preparation—cleaning, bonding, MBE
growth, and annealing
~100! n-type (;2e18/cm3) and p-type (;2e18/cm3)
GaAs wafers were cleaved along the ^110& direction into 1
cm31 cm squares, and rinsed by acetone/methanol/
isopropanol/deionized ~DI! water. The GaAs wafers were
then dipped into HCl or (1H2SO4 : 1H2 O2 : 10H2O) solu-
tions for surface oxide removal. After final DI water rinsing
and blow dry with N2 , the n-n and p-n GaAs wafer pairs4 © 2002 American Institute of Physics
 license or copyright; see http://jap.aip.org/about/rights_and_permissions
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other in a steel fixture with careful edge–to–edge alignments
and then bonded in a furnace at 400 °C for one hour. They
were afterwards released from the sample holder and an-
nealed under N2 flow at 600 °C for varied time periods.
To assess the electrical quality of bonded p-n junctions,
we have used a high-quality p-n junction grown by
molecular-beam epitaxy ~MBE! for comparison. The junc-
tion is formed by depositing a 1 mm p-type (;2e18/cm3)
GaAs thin film on a 5000 Å n-type (2e18/cm3) GaAs buffer
layer on an n-type (2e18/cm3) GaAs substrate. Part of the
wafer with a grown p-n junction was annealed under 600 °C
for 5 and 15 min to compare the annealing effect on I-V
characteristics with the bonded p-n junctions. The schematic
description of bonded wafers is given in Fig. 1~a!.
B. I-V Measurement and microstructure
characterization
After annealing at 600 °C for different times, both
bonded and MBE grown GaAs wafers were cut into 0.25 cm
3 0.25 cm chips. 52%In/48%Sn solder ~for n-type material!
and 98%In/2%Zn solder ~for p-type material! were then ap-
plied on each side of the chips. The metals were alloyed at
400 °C for 1 min under N2/H2 atmosphere. All I-V measure-
ments were carried out on a HP-4155A Semiconductor Pa-
rameter Analyzer, and I-V curves were converted into J-V
~current density-voltage! curves based on the sizes of the
individually measured GaAs chips.
Since our study heavily involves I-V measurements, we
have performed a ‘‘gauge capability’’ study25 to estimate the
accuracy of our measurement system. The result shows that
the sigma of repeatability and reproducibility sR&R is about
68%.
On each n-n type sample, the overall resistance R ob-
tained by I-V measurement includes the electrical resistance
from measurement system Rsys , the contact resistance RC
between semiconductor and metal, the resistance of interface
junction RI , and the intrinsic resistance from semiconductor
substrate itself RS ~see Fig. 1!. In order to estimate the inter-
face resistance RI with reasonable accuracy, RS , Rsys , and
RC must be subtracted from overall R. RS was determined by
using equation RS5L/(QNm3A), where Q is the electronic
charge (1.60310– 19 coul!, N is the doping level
(;2e18/cm3), m is the mobility of electrons in GaAs semi-
conductor at room temperature which is about ;3000
cm2/V-sec,26 and L ~360 mm! and A ~0.25 cm30.25 cm! are
the thickness and the area of the sample chips, respectively.
FIG. 1. ~a! A scheme of wafer-bonded n-n or n-n junction structure. ~b!
Model of overall resistance R from I-V measurement.Downloaded 05 Feb 2012 to 140.114.195.186. Redistribution subject to AIPThe calculated RS is ’6.031024V, which is negligible com-
pared to RI and RC obtained in this work. Therefore, RI can
be approximated as RI5R – (2RC1Rsys12RS)’R – 2RC
2Rsys5R – R2C1sys .
R2C1sys , the sum of two contact resistances RC and sys-
tem resistance Rsys , was determined by measuring I-V char-
acteristics on a piece of reference GaAs wafer with the same
soldering process. However, it is expected that the surface
quality of GaAs wafers could deteriorate during thermal
treatment due to oxidation and possible As loss near the wa-
fer surface, which will increase the contact resistance RC and
consequently the R2C1sys term. In order to correctly extract
RI , we have measured the thermally deteriorated R2C1sys by
annealing a set of reference GaAs wafers under the same
annealing conditions as the real testing GaAs wafers. The
same soldering process was performed on these annealed ref-
erence wafers. Then the deterioration percentage dC of
R2C1sys was calculated against the nonannealed reference
GaAs wafers. It is found that dC is approximately 15% for
the 5–15-min annealing process. Finally, the ‘‘interface re-
sistivity’’ r I with a unit of V• cm2 was determined by RI
3A , where A is the chip size, which is about 0.25 cm30.25
cm.
Cross-sectional transmission electron microscopy ~TEM!
was performed on a JEOL 2010 TEM system. Standard
~XTME! sample preparation techniques were used in this
study.
III. RESULTS AND DISCUSSION
A. Interface microstructures
The interface morphologies of the samples which were
bonded at 400 °C for 1 hour and annealed at 600 °C for
different times are given in Figs. 2~a!–2~d!. An almost con-
tinuous amorphous thin interlayer with a thickness of ;5 nm
was observed on the samples bonded at 400 °C but without
FIG. 2. Variations of wafer-bonded interface microstructure with annealing
time. ~a! Wafer pair bonded at 400 °C, no annealing. ~b! Wafer pair bonded
at 400 °C and annealed at 600 °C for 3 min. ~c! Wafer pair bonded at 400 °C
and annealed at 600 °C for 5 min. ~d! Wafer pair bonded at 400 °C and
annealed at 600 °C for 15 min. license or copyright; see http://jap.aip.org/about/rights_and_permissions
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samples as nonannealed ones. The thickness of the amor-
phous layer varied from sample to sample, presumably as a
result of the different bonding pressure applied during bond-
ing processing. The formation of such an amorphous layer is
mainly due to the native oxide layer formed on the wafer
surface before the onset of the bonding process.5 Another
possible contribution is the surface adsorption of residual
gases such as moisture and oxygen by surface defects, and
other contaminations such as carbon and hydrogen at the
bonded interface.5,27 The interface region drastically restruc-
tured upon annealing at 600 °C. From Figs. 2~b!–2~d! one
would note that during annealing, an irregularly distributed
array of nanoscale, bubblelike regions formed at the bonded
interface area and their average sizes and density increased
with annealing time at the beginning of the annealing process
and then stabilized after a few minutes of annealing. We
believe that a complex transformation process involving
point defect segregation and impurity atom interdiffusion has
taken place, resulting in the heterogeneous recrystallization
of the amorphous area during annealing. Consequently, a
temporal change of the interface morphology is noticed. The
detailed discussions of the mechanisms for the formation and
development of the nanoscale, bubblelike amorphous re-
gions, and their impacts on the interface electrical properties,
will be given in a different report.27 Generally during high-
temperature annealing, local heterogeneous nucleation and
recrystallization of the amorphous regions take place. Typi-
cally the thin amorphous layer with a volume A*t has a
relatively large surface energy due to its almost infinite
radius27 @see Fig. 2~a!#. Diffusion and interdiffusion of the
materials in the interface layer will even out the surface and
may enable the bubblelike regions to agglomerate, reducing
the overall surface tension by becoming geometrically
spherical @see Figs. 2~b! and 2~c!#. The thickness of the
amorphous layer collapses to almost zero in most areas be-
tween the nanoscale, bubblelike regions due to recrystalliza-
tion and surface tension reduction processes. During the re-
crystallization of the fused area, those impurities,
contaminations, and defects will diffuse along the interface
boundary and will be trapped into bubblelike regions, form-
ing the disordered nonconductive area ~area A2 in the fig-
ures!. Between the bubblelike amorphous regions ~area A1 in
the figures!, the crystal structure is reconstructed across the
interface boundary first through hetero-recrystallization and
then ‘‘atomic-rearrangement process,’’28 resulting in a struc-
turally ‘‘perfect’’ crystalline fused interface. High-resolution
TEM ~HRTEM! of the A1 interface exhibits no structural
defects such as dislocations or stacking faults, although HR-
TEM is not sensitive enough to reveal single impurity atoms
or point defects. Figures 3~a! and 3~b! schematically describe
the ideal interface atomic arrangements of regions A1 and
A2 , respectively, at the bonded interface.
B. J-V of n-n bonded wafers
The measurement of the electrical resistivity of a twin
grain boundary grown by MBE in an n-type GaAs bicrystal
with a carrier concentration of n5231015/cm3 has been re-Downloaded 05 Feb 2012 to 140.114.195.186. Redistribution subject to AIPported by Cohen et al.29 The measurements were carried out
using a contactless potential profiling technique based on
Auger spectroscopy and the results have shown that even a
simple twin boundary has a large effect on the majority car-
rier resistivity due to the trapping and scattering effects
caused by the interface imperfections. An interface electrical
resistivity of ;3.431024V cm2 has been estimated.29 In
our case, the well-fused interface crystalline area ~area A1 in
Fig. 2! can be reasonably modeled as the grain boundary of a
bicrystal, and the atomic arrangement at the anti-phase
bonded interface7 is exactly the same as that of a twin bound-
ary @see Fig. 3~a!#. The interface electrical performance is
believed to be mainly determined by the interface states
across the grain boundary.29,30 Figures 4~a! and 4~b! show
the J-V profiles of the n-n samples which have been bonded
at 400 °C for 1 h and annealed at 600 °C for different times.
All the current characteristics exhibit symmetrical relation-
ships versus voltage under both positive and negative bias.
The nonannealed sample, i.e., the sample without annealing
at 600 °C, shows an interface with very large resistance at
low applied bias and the system would ‘‘break down’’ when
the applied voltage uVu.2.5 V. Accordingly, at those volt-
ages, the current increases drastically with voltage. For the
samples annealed at 600 °C, the current-voltage slopes
change very quickly with annealing time and their apparent
‘‘breakdown’’ voltages at which current increases drastically
are significantly reduced. The curves become ‘‘linear’’ after
3-min annealing and start to overlap when the annealing time
is longer than 15 min, suggesting that annealing can result in
a sharp reduction of interface resistance RI , which eventu-
ally reaches a saturation level after a certain period of an-
nealing.
For the nonannealed samples, the interfacial amorphous
layer presumably dominates as a current barrier and most
applied bias drops across this thin layer of about 5 nm. The
thin amorphous layer breaks down at applied voltage uVu
.2.5 V. That translates to a breakdown field of about
2.5 V/(531027 cm)553106V/cm across the amorphous
layer. It is well known that a well-structured SiO2 dielectric
layer can stand a breakdown electric field as high as ;108
V/cm. However, it is also known that SiO2 dielectric layers
grown from tetraethooxysilane ~TEOS! oxide deposition for
backend passivation applications have pin holes, and a
breakdown field of ;105 – 107 V/cm is expected from these
films.31 Considering the relatively low quality of the thin
amorphous non-conducting layer in our case, a breakdown
FIG. 3. ~a! Ideal atomic arrangements at well-fused interface A1 ~antiphase
bonding in our system!. ~b! Interface atomic structure for bonded interface
A2 area ~nanoscale amorphous bubblelike region!. license or copyright; see http://jap.aip.org/about/rights_and_permissions
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As one can expect, the observed rapid reduction of the
interface resistance results from the interface restructuring
during annealing, which could dramatically reduce the den-
FIG. 4. ~a! J-V of n-n wafer bonded samples bonded at 400 °C and annealed
at 600 °C. ~b! Enlarged and more detailed diagram of ~a! under positive
applied bias from 0 to 0.1 V. ~c! Band structures cross the interface boundary
of bonded wafer. ~I! The band bending in the grains and the increased Fermi
level in the boundary under zero bias. ~II! Application of a bias will cause
the depletion layer to increase significantly in the positive grain but to de-
crease only slightly in the negative grain.30Downloaded 05 Feb 2012 to 140.114.195.186. Redistribution subject to AIPsity of potential interface states in the structurally perfect
region A1 . Meanwhile, region A2 , which still contains an
amorphous interface, might still be nonconducting. The crys-
talline fused region is believed to perform as the ‘‘conductive
body’’ for the majority carriers. The saturated interface resis-
tivity r I of 7.631023V cm2 was then calculated from a
600 °C/30-min annealing sample, which is one order higher
than the resistivity (;3.431024V cm2) of the MBE-grown
n-GaAs grain boundary with 2e15/cm3 doping level reported
by Cohen et al.29 If its original doping were as high as
2e18/cm3 as in our samples, a much lower electrical resis-
tance would have been expected. Our otherwise much higher
interface resistance suggests that even if the samples re-
ceived enough thermal annealing, the transport of majority
carriers at the interface boundary is still heavily influenced
by scattering and trapping processes from the interface im-
perfections capped in the fused area, although they are not
structurally discernible ~Region A1) by HRTEM. The Fermi
level is very likely pinned along the interface by these inter-
face states @see Fig. 4~c!#. This would be accompanied by an
upward band bending on both sides of the interface, resulting
in a double depletion region which could be enlarged by the
application of bias.30 Therefore, when a potential is applied
to the sample, only a very small portion of the voltage drop
occurs in the substrate due to the almost negligible resistivity
of the materials, and most applied voltage will drop across
the depletion region at the interface, leading to a relatively
large interface resistivity r I . Obviously the width of the
depletion region could be decreased by annealing through
the reduction of scattering and trapping states, but it cannot
be fully eliminated due to the residual interface imperfec-
tions resulting from the nature of the wafer bonding tech-
nique.
From the temporal change of interface microstructures
and I-V studies, it is evident that the interface conductivity is
dominated by the ratio of A1 and A2 at the beginning of
annealing process. After a few minutes, annealing when the
ratio between the two areas reaches a constant, the interface
conductivity is then mainly dominated by the structurally
perfecting process at fused area A1 until the saturated con-
ductivity is obtained.
C. J-V of p-n junctions
To further understand the effects of the residual interface
imperfections along bonded wafers on the interface electrical
properties, the interface electrical transport of the minority
carriers was also examined. One of the most convenient tech-
niques to study minority carriers is to examine p-n junctions,
and an MBE-grown p-n junction is used as a control sample.
Figure 5 shows the J-V profiles of p-n junctions prepared by
wafer bonding and MBE growth, respectively. The nonan-
nealed MBE-grown samples exhibit very typical p-n junction
characteristics of GaAs-based diodes with a turn-on voltage
of 1.2 V and a breakdown voltage .4.0 V. The breakdown
voltage of 4 V is reasonable because of the heavy doping
~both n and p regions are ;2e18/cm3). Their J-V profiles
deteriorate upon annealing from 5 to 15 min at 600 °C. Both
turn-on voltage and breakdown voltage show the trend of license or copyright; see http://jap.aip.org/about/rights_and_permissions
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reduction for only 15-min annealing is somewhat surprising.
Such a drastic degradation may result from the possible
change of doping profiles caused by the thermal treatment.
Furthermore, since the thickness of the p region for the MBE
samples is only 1 mm, the p-n junction is very close to the
surface at the p side in contrast to the thickness of 360 mm
for bonded wafers. It is expected that surface deterioration
during annealing leading to a significant surface recombina-
tion might play a major role in the fast J-V degradation for
an annealed MBE-grown p-n junction.
In comparison with MBE samples, the bonded p-n
samples also show typical diode behavior. However, given
similar p-n doping as the MBE sample, the rectifying char-
acteristics of the bonded p-n junctions are much worse. For
instance, for the non-annealed bonded sample, the turn-on
and breakdown voltages are only about 0.4 and 1.5 V, respec-
tively. The difference in breakdown voltage in the case of n-n
bonding ~;2.5 V! and p-n bonding ~1.5 V! might result from
the difference in the initial bonding pressure.27 Further an-
nealing results in a rapid deterioration of p-n junctions; the
diodelike rectifying J-V profile almost disappears after only
5-min annealing. Presumably, current leakage of minority
carriers at the interface boundary resulting from the interface
imperfections described previously is the culprit for such a
nonideal p-n junction performance. It is believed that al-
though the interface crystal quality in region A1 has been
improved considerably by annealing, the nanoscale, bubble-
like regions in area A2 as well as other interface residual
imperfections may provide a very large interfacial current
leakage path for the minority carriers, resulting in a signifi-
cant recombination current along the interface. The increase
FIG. 5. J-V of p-n junctions from directly bonded and MBE-grown sample.Downloaded 05 Feb 2012 to 140.114.195.186. Redistribution subject to AIPof the recombination current in the depletion region should
then render the diffusion nature of minority carriers in a p-n
diode and thus its ideality factor n.26 The calculated ideality
factors n of the different p-n junctions are given in Table I.
The bonded sample without annealing shows an ideality fac-
tor of about 1.9 compared to 1.1 from the MBE-grown one.
Annealing for 5 min could cause n to rapidly increase from
1.9 to 2.4. The increase of the ideality factor is presumably
due to the interface current leaking from the nanoscale,
bubblelike regions and other interface defects. Further an-
nealing for 15 min, however, does not much change the ide-
ality factor. We have noticed that this temporal current-
voltage change is consistent with the interface microstructure
change, i.e., the restructuring process of interface morphol-
ogy is stabilized after a few minutes of annealing, resulting
in a saturated interface conductivity for n-n bonding and an
almost constant ideality factor for p-n bonding. The high n
values of annealed MBE samples very likely result from the
surface thermal deterioration, which leads to an increased
surface current recombination. Note that the epitaxy layer is
only 1 mm; as such, the degraded surface is very close to the
p-n junction interface. The surface recombination will no
doubt contribute to the measured minority leakage. To verify
this surface deteriorating effect, some annealed MBE
samples have been dipped in HCl solution to remove the
surface damage before ohmic electrical contacts are depos-
ited. For instance, a 15-min annealed MBE sample without
surface cleaning shows an n value of 3.4, but a simple dip-
ping in HCl solution reduces n to 2.8. It is therefore believed
that if a better approach to minimize the surface deterioration
can be implemented, such as annealing in an As-rich envi-
ronment, the ideality factor n of MBE samples annealed at
600 °C for 15 min should not deviate too far from that of the
nonannealed ones.
In summary, the effects of different types of interface
microstructures on the interface electrical properties are
given in Table II.
TABLE I. Ideality factor n of different p-n junction






aSample without surface cleaning.
bSample dipped in HCl for 3 min before J-V measurement.TABLE II. Summary of the effects of different types of interface microstructures on the interface electrical properties.
n-n junction ~majority carriers! p-n junction ~Minority carriers!
Region A1 Structurally ‘‘perfect,’’ small resistivity, but non-negligible.
Dominating J-V properties after a few minutes annealing.
Large interface resistivity.
Region A2 Amorphous inclusions, large interface resistivity. Dominating J-V
properties at the beginning of annealing.
Large current leakage path. Dominating J-V properties. license or copyright; see http://jap.aip.org/about/rights_and_permissions
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In this work, the correlations among the electrical prop-
erties, the interface microstructures, and annealing condi-
tions of GaAs-based n-n and p-n interface junctions prepared
by direct wafer bonding have been described, and MBE-
grown n-n junctions have been used for comparison. The
experimental results suggest that high-temperature annealing
can result in a rapid reduction of interface electrical resis-
tance through a drastic change of the interface morphology.
A short annealing at 600 °C for a few minutes quickly trans-
forms an otherwise continuous amorphous interface layer
into two regions. One is a structurally ‘‘perfect’’ antiphase
crystalline interface and the other consists of many nanos-
cale, bubblelike regions within which there are still some
amorphous inclusions. Each dominates the transports for ma-
jority and minority carriers at different annealing periods.
The relatively high-interface resistance of bonded wafers in
this work compared with MBE-grown ones reported previ-
ously suggests that the transport of majority carriers at the
interface boundary is still heavily influenced by scattering,
trapping, and recombination processes from the undiscern-
able point defects and other imperfections in the structurally
perfect region. Compared with MBE-grown p-n junctions,
the bonded ones show much worse J-V performance and
poorer ideality factors. High-temperature annealing results in
a rapid deterioration of their p-n junctions, which is presum-
ably due to a large current leakage of minority carriers at the
interface boundary and the ‘‘internal’’ surface recombination
within the nanoscale, bubblelike amorphous regions.
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